Skip to content

Pull requests: laforest/FPGADesignElements

New pull request New
Clear current search query, filters, and sorts
0 Open 9 Closed
0 Open 9 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Update Constant.html
#1 by tudortimi was closed Nov 5, 2019 Loading…
9
fix typo
#14 by pwang7 was merged Sep 22, 2021 Loading…
5
Faster Arbiter_Priority
#17 by BartHaagdorens was merged Jan 11, 2022 Loading…
4
fix bug
#15 by pwang7 was closed Sep 25, 2021 Loading…
3
Fix for Arbiter_Priority interrupting every grant at the next clock.
#16 by BartHaagdorens was merged Dec 14, 2021 Loading…
1
Fixed iVerilog error on the priority/round-robin arbiter
#9 by rodrigomelo9 was merged Apr 4, 2020 Loading…
1
Fixed Verilator warning on the Binary Carry-In Calculator
#6 by rodrigomelo9 was merged Apr 4, 2020 Loading…
1
1
Fixed iVerilog warning on the Constant module
#10 by rodrigomelo9 was merged Apr 4, 2020 Loading…
1
Gray Code module
#3 by isophase was merged Mar 20, 2020 Loading…
ProTip! Type g i on any issue or pull request to go back to the issue listing page.