Commits

Branch selector

 main

User selector

shiltian

Datepicker

All time

Commit History

Commits on Jan 10, 2025

• [NFC][Clang] Auto generate check lines for preserve_vec3.cl

  shiltian

  committed
  ac2d529

  Copy full SHA for ac2d529

Commits on Dec 30, 2024

• [NFC][Clang] Auto generate check lines for clang/test/CodeGenCXX/matrix-vector-bit-int.cpp

  shiltian

  committed
  49331ab

  Copy full SHA for 49331ab

Commits on Dec 11, 2024

• [AMDGPU][Attributor] Make AAAMDWavesPerEU honor existing attribute (llvm#114438)

  shiltian

  authored
  f403727

  Copy full SHA for f403727

• [AMDGPU][Attributor] Make AAAMDFlatWorkGroupSize honor existing attribute (llvm#114357)

  Show description for 7dbd6cd
  shiltian

  authored
  7dbd6cd

  Copy full SHA for 7dbd6cd

Commits on Dec 10, 2024

• [AMDGPU] Re-enable closed-world assumption as an opt-in feature (llvm#115371)

  Show description for 04269ea
  shiltian

  authored
  04269ea

  Copy full SHA for 04269ea

• [NFC][AMDGPU] Auto generate check lines for llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit.ll

  shiltian

  committed
  15f87bc

  Copy full SHA for 15f87bc

Commits on Dec 6, 2024

• [Offload][OMPX] Add the runtime support for multi-dim grid and block (llvm#118042)

  shiltian

  authored
  92376c3

  Copy full SHA for 92376c3

• [Offload][AMDGPU] Allow COV6 images (llvm#118909)

  shiltian

  authored
  eb49788

  Copy full SHA for eb49788

Commits on Dec 4, 2024

• Revert "[AMDGPU] Use COV6 by default (llvm#118515)"

  Show description for 68bcba6
  shiltian

  committed
  68bcba6

  Copy full SHA for 68bcba6

• [AMDGPU] Use COV6 by default (llvm#118515)

  shiltian

  authored
  410cbe3

  Copy full SHA for 410cbe3

Commits on Dec 3, 2024

• [NFC] Remove trailing white spaces in clang/docs/ReleaseNotes.rst

  shiltian

  committed
  95a4d30

  Copy full SHA for 95a4d30

• [NFC] Remove trailing white spaces in clang/include/clang/Driver/Options.td

  shiltian

  committed
  5ae613c

  Copy full SHA for 5ae613c

• [AMDGPU][Doc] Add gfx950 to gfx9-4-generic in the document

  shiltian

  committed
  17cfd01

  Copy full SHA for 17cfd01

Commits on Dec 2, 2024

• FIX: Fix test failure in offload/test/mapping/power_of_two_alignment.c

  Show description for 8cb4485
  shiltian

  committed
  8cb4485

  Copy full SHA for 8cb4485

• [NFC][Offload] Correct the compile command of two C test files (llvm#118243)

  Show description for ed7a8f1
  shiltian

  authored
  ed7a8f1

  Copy full SHA for ed7a8f1

Commits on Nov 20, 2024

• [NFC][AMDGPU] Remove redundant code in AMDGPUAsmPrinter.cpp

  shiltian

  committed
  86734c8

  Copy full SHA for 86734c8

Commits on Nov 15, 2024

• [Clang] Avoid Using byval for ndrange_t when emitting __enqueue_kernel_basic (llvm#116435)

  Show description for 4b50ec4
  shiltian

  authored
  4b50ec4

  Copy full SHA for 4b50ec4

Commits on Nov 13, 2024

• [NFC] Remove a mistakenly committed binary file

  Show description for ec4dab1
  shiltian

  committed
  ec4dab1

  Copy full SHA for ec4dab1

• [AMDGPU] Introduce a new generic target gfx9-4-generic (llvm#115190)

  Show description for de0fd64
  shiltian

  authored
  de0fd64

  Copy full SHA for de0fd64

Commits on Nov 9, 2024

• [FIX][AMDGPU] Fix test case failures that caused by reapply of llvm#112403

  shiltian

  committed
  c93e001

  Copy full SHA for c93e001

• Reapply "[AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (llvm#112403)"

  Show description for 6548b63
  shiltian

  committed
  6548b63

  Copy full SHA for 6548b63

Commits on Nov 8, 2024

• [AMDGPU] Disable verifier in call-args-inreg-no-sgpr-for-csrspill-xfail.ll

  Show description for fef4c8a
  shiltian

  committed
  fef4c8a

  Copy full SHA for fef4c8a

• Revert "[AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (llvm#112403)"

  Show description for ca33649
  shiltian

  committed
  ca33649

  Copy full SHA for ca33649

• [AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (llvm#112403)

  shiltian

  authored
  e215a1e

  Copy full SHA for e215a1e

• [AMDGPU] Reorganize tests to unblock llvm#112403 (llvm#115503)

  Show description for d30a6dc
  shiltian

  authored
  d30a6dc

  Copy full SHA for d30a6dc

• [FIX] Add missing component introduced in llvm#115218

  Show description for bfa3ffb
  shiltian

  committed
  bfa3ffb

  Copy full SHA for bfa3ffb

Commits on Nov 7, 2024

• [AMDGPU] Introduce a "new" target feature xf32-insts (llvm#115214)

  Show description for 9a43ae5
  shiltian

  authored
  9a43ae5

  Copy full SHA for 9a43ae5

• [NFC][AMDGPU] Guard FP8 related instructions properly (llvm#115211)

  Show description for 7c63b10
  shiltian

  authored
  7c63b10

  Copy full SHA for 7c63b10

Commits on Nov 4, 2024

• [PassBuilder] Add ThinOrFullLTOPhase to optimizer pipeline (llvm#114577)

  shiltian

  authored
  390300d

  Copy full SHA for 390300d

• [PassBuilder] Add ThinOrFullLTOPhase to early simplication EP call backs (llvm#114547)

  Show description for dc45ff1
  shiltian

  authored
  dc45ff1

  Copy full SHA for dc45ff1

Commits on Nov 2, 2024

• [NFC][AMDGPU] Use structured binding to replace explicit use of std::pair

  shiltian

  committed
  11df0ce

  Copy full SHA for 11df0ce

Commits on Nov 1, 2024

• [PassBuilder] Replace bool LTOPreLink with ThinOrFullLTOPhase Phase (llvm#114564)

  Show description for 5445edb
  shiltian

  authored
  5445edb

  Copy full SHA for 5445edb

• [NFC][AMDGPU] Remove the empty FPM as well as the adaptor to MPM (llvm#114558)

  shiltian

  authored
  10a1ea9

  Copy full SHA for 10a1ea9

Commits on Oct 31, 2024

• [NFC] clang-format -i llvm/lib/Target/AMDGPU/AMDGPUAttributor.cpp

  shiltian

  committed
  9234ae1

  Copy full SHA for 9234ae1

Commits on Oct 30, 2024

• Revert "[NFC][AMDGPU][Attributor] Exit earlier if entry CC (llvm#114177)"

  Show description for 9a7519f
  shiltian

  committed
  9a7519f

  Copy full SHA for 9a7519f

Pagination

Previous

Next