Skip to content

kirolossedra/MIPS_verilog_Model

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 

Repository files navigation

MIPS_verilog_Model

A hardware description language model of an example of MIPS architecture

Instruction Memory HardCoded state [ before simulation ]

IMemory

Register File HardCoded state [ before simulation ]

RegisterFile

The Simulation result

tb

About

A hardware description language model of an example of MIPS architecture

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published