Skip to content

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

License

BSD-3-Clause, Apache-2.0 licenses found

Licenses found

BSD-3-Clause
LICENSE
Apache-2.0
LICENSE.SiFive
Notifications You must be signed in to change notification settings

joonho3020/chipyard-compiler-dev

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

CHIPYARD

Hacks / Commands

To generate FireSim testharness CHIRRTL file, run:

cd  sims/vcs
make launch-sbt
runMain firechip.chip.Generator --target-dir /scratch/joonho.whangbo/coding/chipyard-fame5/sims/vcs/generated-src/firechip.chip.FireSim.FireSimRocketConfig --name firechip.chip.FireSim.FireSimRocketConfig --top-module firechip.chip.FireSim --legacy-configs firechip.chip:FireSimRocketConfig

About

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Resources

License

BSD-3-Clause, Apache-2.0 licenses found

Licenses found

BSD-3-Clause
LICENSE
Apache-2.0
LICENSE.SiFive

Contributing

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Scala 42.7%
  • C 31.8%
  • C++ 11.6%
  • Makefile 6.8%
  • Shell 2.8%
  • Verilog 1.7%
  • Other 2.6%