Skip to content

SPI FPGA Version 1.1 #7

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 24 commits into from
Apr 24, 2021
Merged

SPI FPGA Version 1.1 #7

merged 24 commits into from
Apr 24, 2021

Conversation

jakubcabal
Copy link
Owner

  • Changed license to The MIT License.
  • Added better simulations and enabled GitHub CI.
  • Added Spirit Level example design for CYC1000 board.
  • Added sync FFs to SPI slave for elimination metastability.
  • Added WORD_SIZE generic.
  • Many minor changes, fixes and optimizations.

@jakubcabal jakubcabal added this to the Release v1.1 milestone Apr 24, 2021
@jakubcabal jakubcabal merged commit d8240ff into master Apr 24, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Possible Meta-Stability Issue in Slave Module Support for different transfer size
1 participant