Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL] Add sizeinfo field to the Intel FPGA memory attribute #666

Merged
merged 1 commit into from
Sep 25, 2019

Conversation

vmaksimo
Copy link
Contributor

This field helps to capture the size of the allocated memory.

Signed-off-by: Viktoria Maksimova viktoria.maksimova@intel.com

@intel intel deleted a comment from vmaksimo Sep 23, 2019
AGindinson
AGindinson previously approved these changes Sep 24, 2019
@AGindinson
Copy link
Contributor

Could you please squash the commits? I will be able to re-approve as soon as that happens.

This field helps to capture the size of the allocated memory.

Signed-off-by: Viktoria Maksimova <viktoria.maksimova@intel.com>
@bader bader merged commit 8cae7b0 into intel:sycl Sep 25, 2019
vladimirlaz pushed a commit to vladimirlaz/llvm that referenced this pull request Aug 17, 2020
Added support of SPIR-V -> LLVM IR translation for UserSemantic
decoration applied to functions. Having that decoration on functions
is against SPIR-V spec, but it is useful for prototyping different features:
you can easily propagate custom annotation string through SPIR-V
to see if your idea works or not without adding new code
to the translator

Signed-off-by: amochalo <anastasiya.mochalova@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants