Skip to content

[SYCL] Remove FPGA features from SYCL FE #21102

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
premanandrao wants to merge 2 commits into
base: sycl
Choose a base branch
from

Fix clang format

e76ba85
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

[SYCL] Remove FPGA features from SYCL FE #21102

Fix clang format
e76ba85
Select commit
Loading
Failed to load commit list.
validate_email
succeeded Jan 22, 2026 in 1m 25s