Skip to content

[SYCL] Investigate arbitrary attribute bounds for FPGA attributes  #2911

Closed
@elizabethandrews

Description

@elizabethandrews

Are these bounds required? Can we just test for unsigned int values?

See comment thread #2877 (comment) for details

Metadata

Metadata

Labels

No labels
No labels

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions