consisten names for Intel clock domain generators

update README

update BlockDiagram

use new ADAT transmitter core and add logic analyzer for it

fix swapped left/right channels in DACs

wire the second DAC to main stereo pair if two channel mode is active

bundle_multiplexer bench: add new test with all channels sending at once

reduce unnecessary resource usage by several thousand LUTs/FFs