Skip to content
View gstrunc's full-sized avatar

Block or report gstrunc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

All Algorithms implemented in Python

Python 207,061 47,791 Updated Sep 15, 2025

SERV - The SErial RISC-V CPU

Verilog 1,641 228 Updated Jun 5, 2025

the-book-of-secret-knowledge A collection of inspiring lists, manuals, cheatsheets, blogs, hacks, one-liners, cli/web tools, and more.

24 2 Updated Mar 1, 2024

Secret book of FRC LabVIEW version 2.x

LabVIEW 10 4 Updated Dec 4, 2022

21 Lessons, Get Started Building with Generative AI

Jupyter Notebook 98,009 51,369 Updated Sep 15, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,724 682 Updated Aug 18, 2024

A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)

C 33 12 Updated Mar 21, 2020

A simple 8 bit UART implementation in Verilog, with tests and timing diagrams

Verilog 35 4 Updated May 28, 2023

24 channel, 100Msps logic analyzer hardware and software

Python 4,248 442 Updated Aug 31, 2025

Bootloader for the EFM32HG Tomu Board

C 74 27 Updated Aug 13, 2021

A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen

Verilog 19 11 Updated Dec 5, 2014

Verilog implementation of a RISC-V core

Verilog 124 20 Updated Oct 11, 2018

An Arduino library for ESP8266/ESP32 WLAN configuration at runtime with the Web interface

C++ 944 194 Updated Jul 8, 2024

Code examples from the RabbitPi project

Python 7 Updated Jun 16, 2016