Fill in CGB register holes in the Memory_Map page #603
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I was implementing BESS support and needed a quick reference for which registers are mapped or unmapped, DMG+ or CGB+, and so on. And luckily the specification called out KEY0 explicitly or I would have missed these four registers.
I'm adding them to the main MMIO table for that reason, as I believe it should be reliable for the use case of quickly determining used and unused addresses.
I did not include undocumented CGB registers because they can be treated as though they are unused.
I also did not add a documentation section for KEY0 even though it stands out as not having a link. If someone were to write up a description of that register they could come back and wire up the link here.
In the meantime it would also be reasonable to link the whole box to KEY1, link to the CGB registers page, or link to the relevant section of the Power Up Sequence page. Whichever you feel is most appropriate.