Skip to content

Implementation of FIR filter with time multiplexing and upsampling in Verilog.

Notifications You must be signed in to change notification settings

franciszekjuras/firIP