Skip to content

feat(lvgl_port_simd): Support for esp32s2, assembly rendering #559

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

peter-marcisovsky
Copy link
Collaborator

This MR enables esp32s2 for assembly rendering.
esp32s2 differs from esp32 a little in terms of ISA, the most significant difference here is missing zero-overhead loops (loopnez instruction) on esp32s2, which is used in each assembly cycle on esp32 (esp32s3).

loopnez can be omitted for esp32s2 using branching loops (which are little less efficient than the zero-overhead loops).

Changes:

  • zero overhead loops ommited for esp32s2
  • renamed assembly src files from .._esp32.S .._esp32s3.S to .._xtensa_base.S .._xtensa_pie.S
  • added zero length matrix check into all src files

ESP-BSP Pull Request checklist

Note: For new BSPs create a PR with this link.

  • Version of modified component bumped
  • CI passing

Change description

Please describe your change here

Copy link

github-actions bot commented Apr 8, 2025

Test Results

 19 files  19 suites   6m 18s ⏱️
 76 tests 26 ✅  50 💤 0 ❌
494 runs  26 ✅ 468 💤 0 ❌

Results for commit 3df2792.

♻️ This comment has been updated with latest results.

    - renamed assembly src files to xtensa_pie, xtensa_base
    - xtensa_base src files use zero-overhead loops only for esp32
    - added zero length matrix check into all src files
@peter-marcisovsky peter-marcisovsky force-pushed the feature/lvgl_port_simd_enable_esp32s2 branch from e3555dd to 3df2792 Compare April 10, 2025 08:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant