Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 7 additions & 5 deletions src/coreclr/jit/lsraarm64.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -1481,14 +1481,16 @@ int LinearScan::BuildHWIntrinsic(GenTreeHWIntrinsic* intrinsicTree, int* pDstCou
{
srcCount += BuildContainedCselUses(containedCselOp, delayFreeOp, candidates);
}
else if ((intrin.category == HW_Category_SIMDByIndexedElement) && (genTypeSize(intrin.baseType) == 2) && !HWIntrinsicInfo::HasImmediateOperand(intrin.id))
else if ((intrin.category == HW_Category_SIMDByIndexedElement) && (genTypeSize(intrin.baseType) == 2) &&
!HWIntrinsicInfo::HasImmediateOperand(intrin.id))
{
// Some "Advanced SIMD scalar x indexed element" and "Advanced SIMD vector x indexed element" instructions (e.g.
// "MLA (by element)") have encoding that restricts what registers that can be used for the indexed element when
// the element size is H (i.e. 2 bytes).
// Some "Advanced SIMD scalar x indexed element" and "Advanced SIMD vector x indexed element" instructions
// (e.g. "MLA (by element)") have encoding that restricts what registers that can be used for the indexed
// element when the element size is H (i.e. 2 bytes).
if (((opNum == 2) || (opNum == 3)))
{
// For those intrinsics, just force the delay-free registers, so they do not conflict with the definition.
// For those intrinsics, just force the delay-free registers, so they do not conflict with the
// definition.
srcCount += BuildDelayFreeUses(operand, nullptr, candidates);
}
else
Expand Down
Loading