Skip to content

Conversation

@kunalspathak
Copy link
Contributor

We should just disable this until we add complete support for more than 64 registers because we might start operating on high although we do not have corresponding registers.

@ghost ghost added the area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI label Jun 7, 2024
@kunalspathak kunalspathak requested a review from jakobbotsch June 7, 2024 00:27
@kunalspathak
Copy link
Contributor Author

@dotnet/arm64-contrib

@kunalspathak kunalspathak added the arm-sve Work related to arm64 SVE/SVE2 support label Jun 7, 2024
@dotnet-policy-service
Copy link
Contributor

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Copy link
Contributor

@a74nh a74nh left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Without this I get

Assert failure(PID 2595598 [0x00279b0e], Thread: 2595598 [0x279b0e]): Assertion failed '(unsigned)regNum < ArrLen(physRegs)' in 'JIT.HardwareIntrinsics.Arm._Sve.SveGatherVectorVectorBasesTest__Sve_GatherVector_Indices_float_int:RunBasicScenario_UnsafeRead():this' during 'LSRA build intervals' (IL size 132; hash 0x163ac2a9; Tier0)

    File: /home/alahay01/dotnet/runtime_sve_api/src/coreclr/jit/lsra.cpp:468
    Image: /home/alahay01/dotnet/runtime_sve_api/artifacts/tests/coreclr/linux.arm64.Checked/Tests/Core_Root/corerun

When running any of the Sve tests.

Approved as it's blocking me.

Copy link
Contributor

@TIHan TIHan left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM. This is what I was experiencing too in the prefetch pr.

@TIHan TIHan merged commit 7393b6e into dotnet:main Jun 7, 2024
@github-actions github-actions bot locked and limited conversation to collaborators Jul 8, 2024
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI arm-sve Work related to arm64 SVE/SVE2 support

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants