Skip to content

Conversation

@kunalspathak
Copy link
Contributor

@kunalspathak kunalspathak commented May 21, 2024

Has changes from #102469 and some work arounds until #102297 goes in. I will remove them from this PR once they are merged.

  • This PR basically adds a high field in regMaskTP, but do not use it.
  • Introduce a new type SingleTypeRegSet that denotes a 8-byte register set to represent registers from a single type i.e. gpr or float and in future predicated registers.
  • Updated various places in LSRA that handles transition from regMaskTP and SingleTypeRegSet. Basically, all the fields in RefPosition, Interval, RegisterSelection are updated to be SingleTypeRegSet because they can never have mixed register set.

@ghost ghost added the area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI label May 21, 2024
@kunalspathak kunalspathak changed the title More than 64 part2 kill Handle more than 64 registers - Part 3 May 21, 2024
@kunalspathak
Copy link
Contributor Author

replaced by #102592

@github-actions github-actions bot locked and limited conversation to collaborators Jun 22, 2024
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant