Skip to content

Commit dd5ca2a

Browse files
[Scala3] Add BundleSpec and enable Scala3 CI testing (#5050)
1 parent 9e17b58 commit dd5ca2a

File tree

2 files changed

+5
-3
lines changed

2 files changed

+5
-3
lines changed

.github/workflows/test.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -89,7 +89,7 @@ jobs:
8989
$CHISEL_FIRTOOL_PATH/firtool -version >> $GITHUB_STEP_SUMMARY
9090
echo \`\`\` >> $GITHUB_STEP_SUMMARY
9191
- name: Test
92-
run: ./mill -j0 firrtl.cross[].test -oF + svsim.cross[].test -oF + chisel[].test -oF
92+
run: ./mill -j0 firrtl.cross[].test -oF + svsim.cross[].test -oF + chisel[_].test -oF
9393

9494
mima:
9595
name: binary compatibility checking

src/test/scala-2/chiselTests/BundleSpec.scala renamed to src/test/scala/chiselTests/BundleSpec.scala

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -195,8 +195,10 @@ class BundleSpec extends AnyFlatSpec with Matchers with ChiselSim {
195195
val x = intercept[ChiselException] {
196196
ChiselStage.emitCHIRRTL(new Example, Array("--throw-on-first-error"))
197197
}
198-
x.getMessage should include(
199-
"Called litValue on aggregate MyBundle$1(a=UInt<8>(8), b=Bool(true), c=UInt<4>(DontCare)) contains DontCare"
198+
val msg = x.getMessage
199+
(msg should include).regex("Called litValue on aggregate MyBundle*")
200+
msg should include(
201+
"(a=UInt<8>(8), b=Bool(true), c=UInt<4>(DontCare)) contains DontCare"
200202
)
201203
}
202204

0 commit comments

Comments
 (0)