Skip to content
This repository was archived by the owner on Sep 2, 2018. It is now read-only.
This repository was archived by the owner on Sep 2, 2018. It is now read-only.

Implement wide bit rotate pseudo instructions #113

Open
@dylanmckay

Description

@dylanmckay

Currently no logic exists in AVRExpandPseudoInsts.cpp to lower the rolw Rd+1:Rd and rorw Rd+1:Rd instructions.

They are defined as pseudo instructions, but they are not lowered. Because of this, using them will cause an error in LLVM.

Metadata

Metadata

Assignees

No one assigned

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions