forked from Xilinx/mlir-aie
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
ObjectFifo lowering fixes (Xilinx#291)
* Improvements to tutorial README. * Modified diagrams in tutorials 1,3,4,5. * Adjusted diagram sizes. * ObjectFifo fixes. * Clang format patch.
- Loading branch information
1 parent
1a9835c
commit 8940958
Showing
3 changed files
with
131 additions
and
20 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,99 @@ | ||
| //===- shimRow_mem_test.mlir --------------------------*- MLIR -*-===// | ||
| // | ||
| // This file is licensed under the Apache License v2.0 with LLVM Exceptions. | ||
| // See https://llvm.org/LICENSE.txt for license information. | ||
| // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception | ||
| // | ||
| // Copyright (C) 2022, Xilinx Inc. | ||
| // Copyright (C) 2022, Advanced Micro Devices, Inc. | ||
| // | ||
| // Date: January 26th 2023 | ||
| // | ||
| //===----------------------------------------------------------------------===// | ||
|
|
||
| // RUN: aie-opt --aie-objectFifo-stateful-transform %s | FileCheck %s | ||
|
|
||
| // CHECK: module @shimRow_mem { | ||
| // CHECK: %0 = AIE.tile(7, 1) | ||
| // CHECK: %1 = AIE.tile(7, 0) | ||
| // CHECK: AIE.flow(%1, DMA : 0, %0, DMA : 0) | ||
| // CHECK: %2 = AIE.lock(%1, 0) {sym_name = "of_0_lock_0"} | ||
| // CHECK: %3 = AIE.buffer(%0) {sym_name = "of_1_buff_0"} : memref<16xi32> | ||
| // CHECK: %4 = AIE.lock(%0, 0) {sym_name = "of_1_lock_0"} | ||
| // CHECK: %5 = AIE.buffer(%0) {sym_name = "of_1_buff_1"} : memref<16xi32> | ||
| // CHECK: %6 = AIE.lock(%0, 1) {sym_name = "of_1_lock_1"} | ||
| // CHECK: %7 = AIE.buffer(%0) {sym_name = "of_1_buff_2"} : memref<16xi32> | ||
| // CHECK: %8 = AIE.lock(%0, 2) {sym_name = "of_1_lock_2"} | ||
| // CHECK: %9 = AIE.external_buffer {sym_name = "ext_buffer_in"} : memref<64xi32> | ||
| // CHECK: func.func @some_work(%arg0: memref<16xi32>, %arg1: memref<16xi32>) { | ||
| // CHECK: return | ||
| // CHECK: } | ||
| // CHECK: %10 = AIE.core(%0) { | ||
| // CHECK: %c0 = arith.constant 0 : index | ||
| // CHECK: %c1 = arith.constant 1 : index | ||
| // CHECK: %c12 = arith.constant 12 : index | ||
| // CHECK: AIE.useLock(%4, Acquire, 1) | ||
| // CHECK: AIE.useLock(%6, Acquire, 1) | ||
| // CHECK: func.call @some_work(%3, %5) : (memref<16xi32>, memref<16xi32>) -> () | ||
| // CHECK: AIE.useLock(%4, Release, 0) | ||
| // CHECK: AIE.end | ||
| // CHECK: } | ||
| // CHECK: %11 = AIE.shimDMA(%1) { | ||
| // CHECK: %13 = AIE.dmaStart(MM2S, 0, ^bb1, ^bb2) | ||
| // CHECK: ^bb1: // 2 preds: ^bb0, ^bb1 | ||
| // CHECK: AIE.useLock(%2, Acquire, 1) | ||
| // CHECK: AIE.dmaBd(<%9 : memref<64xi32>, 0, 64>, 0) | ||
| // CHECK: AIE.useLock(%2, Release, 0) | ||
| // CHECK: AIE.nextBd ^bb1 | ||
| // CHECK: ^bb2: // pred: ^bb0 | ||
| // CHECK: AIE.end | ||
| // CHECK: } | ||
| // CHECK: %12 = AIE.mem(%0) { | ||
| // CHECK: %13 = AIE.dmaStart(S2MM, 0, ^bb1, ^bb4) | ||
| // CHECK: ^bb1: // 2 preds: ^bb0, ^bb3 | ||
| // CHECK: AIE.useLock(%4, Acquire, 0) | ||
| // CHECK: AIE.dmaBd(<%3 : memref<16xi32>, 0, 16>, 0) | ||
| // CHECK: AIE.useLock(%4, Release, 1) | ||
| // CHECK: AIE.nextBd ^bb2 | ||
| // CHECK: ^bb2: // pred: ^bb1 | ||
| // CHECK: AIE.useLock(%6, Acquire, 0) | ||
| // CHECK: AIE.dmaBd(<%5 : memref<16xi32>, 0, 16>, 0) | ||
| // CHECK: AIE.useLock(%6, Release, 1) | ||
| // CHECK: AIE.nextBd ^bb3 | ||
| // CHECK: ^bb3: // pred: ^bb2 | ||
| // CHECK: AIE.useLock(%8, Acquire, 0) | ||
| // CHECK: AIE.dmaBd(<%7 : memref<16xi32>, 0, 16>, 0) | ||
| // CHECK: AIE.useLock(%8, Release, 1) | ||
| // CHECK: AIE.nextBd ^bb1 | ||
| // CHECK: ^bb4: // pred: ^bb0 | ||
| // CHECK: AIE.end | ||
| // CHECK: } | ||
| // CHECK: } | ||
|
|
||
| module @shimRow_mem { | ||
| %tile71 = AIE.tile(7, 1) | ||
| %tile70 = AIE.tile(7, 0) | ||
|
|
||
| %objFifo = AIE.objectFifo.createObjectFifo(%tile70, {%tile71}, 3) : !AIE.objectFifo<memref<16xi32>> | ||
|
|
||
| %ext_buffer_in = AIE.external_buffer {sym_name = "ext_buffer_in"}: memref<64xi32> | ||
| AIE.objectFifo.registerExternalBuffers(%tile70, %objFifo : !AIE.objectFifo<memref<16xi32>>, {%ext_buffer_in}) : (memref<64xi32>) | ||
|
|
||
| func.func @some_work(%a : memref<16xi32>, %b : memref<16xi32>) -> () { | ||
| return | ||
| } | ||
|
|
||
| %core71 = AIE.core(%tile71) { | ||
| %c0 = arith.constant 0 : index | ||
| %c1 = arith.constant 1 : index | ||
| %height = arith.constant 12 : index | ||
|
|
||
| %subview = AIE.objectFifo.acquire<Consume>(%objFifo : !AIE.objectFifo<memref<16xi32>>, 2) : !AIE.objectFifoSubview<memref<16xi32>> | ||
| %elem0 = AIE.objectFifo.subview.access %subview[0] : !AIE.objectFifoSubview<memref<16xi32>> -> memref<16xi32> | ||
| %elem1 = AIE.objectFifo.subview.access %subview[1] : !AIE.objectFifoSubview<memref<16xi32>> -> memref<16xi32> | ||
| func.call @some_work(%elem0, %elem1) : (memref<16xi32>, memref<16xi32>) -> () | ||
| AIE.objectFifo.release<Consume>(%objFifo : !AIE.objectFifo<memref<16xi32>>, 1) | ||
|
|
||
| AIE.end | ||
| } | ||
| } |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters