Skip to content

Actions: andrewleech/micropython

Actions

Build ports metadata

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ports.yml
431 workflow runs
431 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

py/ringbuf: Add micropython.RingIO() interface for general use. Build ports metadata #769: Commit 3c43f98 pushed by andrewleech
September 16, 2024 01:40 3m 13s py/ringbuff_expose
py/ringbuff_expose
September 16, 2024 01:40 3m 13s
unix/README: Fix typo in build dependencies. Build ports metadata #768: Commit f1bdac3 pushed by andrewleech
September 13, 2024 12:51 19s master
master
September 13, 2024 12:51 19s
py/ringbuf: Add micropython.RingIO() interface for general use. Build ports metadata #767: Commit 260821a pushed by andrewleech
September 13, 2024 01:54 3m 39s py/ringbuff_expose
py/ringbuff_expose
September 13, 2024 01:54 3m 39s
ports/esp32: Use capability defines to configure features. Build ports metadata #766: Commit 28458ea pushed by andrewleech
September 5, 2024 12:15 49s esp32c6
esp32c6
September 5, 2024 12:15 49s
ports/esp32: Use capability defines to configure features. Build ports metadata #765: Commit a929609 pushed by andrewleech
September 4, 2024 18:38 2m 54s esp32c6
esp32c6
September 4, 2024 18:38 2m 54s
ports/esp32: Use capability defines to configure features. Build ports metadata #764: Commit a0ae5e2 pushed by andrewleech
September 4, 2024 17:31 25s esp32c6
esp32c6
September 4, 2024 17:31 25s
ports/esp32: Use capability defines to configure features. Build ports metadata #763: Commit 9e47471 pushed by andrewleech
September 4, 2024 17:18 18s esp32c6
esp32c6
September 4, 2024 17:18 18s
Update ports/esp32/mphalport.h Build ports metadata #762: Commit 0bfd314 pushed by andrewleech
September 3, 2024 12:11 2m 12s esp32c6
esp32c6
September 3, 2024 12:11 2m 12s
shared/tinyusb: Wake main task if needed at end of USB ISR. Build ports metadata #761: Commit e257c49 pushed by andrewleech
September 3, 2024 05:54 25s esp32sX_tinyusb_integration
esp32sX_tinyusb_integration
September 3, 2024 05:54 25s
shared/tinyusb: Wake main task if needed at end of USB ISR. Build ports metadata #760: Commit 9a1129b pushed by andrewleech
September 3, 2024 05:47 6m 29s esp32sX_tinyusb_integration
esp32sX_tinyusb_integration
September 3, 2024 05:47 6m 29s
py/ringbuf: Add micropython.RingIO() interface for general use. Build ports metadata #759: Commit 55b10df pushed by andrewleech
September 3, 2024 05:08 21s py/ringbuff_expose
py/ringbuff_expose
September 3, 2024 05:08 21s
stm32/Makefile: Generate PLL tables from pre-processed headers. Build ports metadata #758: Commit f62389c pushed by andrewleech
September 3, 2024 04:15 28s weact_blackpill
weact_blackpill
September 3, 2024 04:15 28s
stm32/Makefile: Generate PLL tables from pre-processed headers. Build ports metadata #757: Commit 5c92ac6 pushed by andrewleech
September 3, 2024 04:10 4m 12s weact_blackpill
weact_blackpill
September 3, 2024 04:10 4m 12s
stm32/WEACT_F411: Add WeAct F411 'blackpill' boards. Build ports metadata #756: Commit 66579b1 pushed by andrewleech
September 2, 2024 09:13 1m 51s weact_blackpill
weact_blackpill
September 2, 2024 09:13 1m 51s
stm32/WEACT_F411: Add WeAct F411 'blackpill' boards. Build ports metadata #755: Commit 7e97cdd pushed by andrewleech
September 2, 2024 04:21 16s weact_blackpill
weact_blackpill
September 2, 2024 04:21 16s
stm32/WEACT_F411: Add WeAct F411 'blackpill' boards. Build ports metadata #754: Commit 362d927 pushed by andrewleech
September 2, 2024 03:57 2m 34s weact_blackpill
weact_blackpill
September 2, 2024 03:57 2m 34s
stm32/boards: Enable RAM_ISR feature on boards with UART REPL. Build ports metadata #753: Commit 9670666 pushed by dpgeorge
September 2, 2024 01:34 7m 2s stm32-uart-isr-ram
stm32-uart-isr-ram
September 2, 2024 01:34 7m 2s
py/ringbuf: Add micropython.RingIO() interface for general use. Build ports metadata #752: Commit 65e851c pushed by andrewleech
August 30, 2024 06:39 2m 37s py/ringbuff_expose
py/ringbuff_expose
August 30, 2024 06:39 2m 37s
ports/esp32: Add basic espressif IDF v5.3 compatibility. Build ports metadata #751: Commit dabae43 pushed by andrewleech
August 28, 2024 11:30 2m 36s idf-5.3
idf-5.3
August 28, 2024 11:30 2m 36s
ports/esp32: Add basic espressif IDF v5.3 compatibility. Build ports metadata #750: Commit a20171b pushed by andrewleech
August 27, 2024 23:21 18s idf-5.3
idf-5.3
August 27, 2024 23:21 18s
py/objringio: Add link function to create bidirectional pair. Build ports metadata #749: Commit 64a3dd1 pushed by andrewleech
August 27, 2024 02:01 11m 12s ringio_link
ringio_link
August 27, 2024 02:01 11m 12s
py/ringbuf: Add micropython.RingIO() interface for general use. Build ports metadata #748: Commit 995f412 pushed by andrewleech
August 27, 2024 02:00 3m 50s py/ringbuff_expose
py/ringbuff_expose
August 27, 2024 02:00 3m 50s
stm32/WEACT_F411: Add WeAct F411 'blackpill' boards. Build ports metadata #747: Commit 203a2a9 pushed by andrewleech
August 26, 2024 17:19 6m 8s weact_blackpill
weact_blackpill
August 26, 2024 17:19 6m 8s
stm32/WEACT_F411: Add WeAct F411 'blackpill' boards. Build ports metadata #746: Commit 1548929 pushed by andrewleech
August 23, 2024 10:23 5m 23s weact_blackpill
weact_blackpill
August 23, 2024 10:23 5m 23s
stm32/boards/STM32H7B3I_DK: Fix octo-spi pin configuration. Build ports metadata #745: Commit 6c3dc0c pushed by andrewleech
August 23, 2024 08:37 5m 11s master
master
August 23, 2024 08:37 5m 11s