Skip to content

Madura JESD204C support #2778

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 6 commits into
base: main
Choose a base branch
from
Open

Madura JESD204C support #2778

wants to merge 6 commits into from

Conversation

danmois
Copy link
Contributor

@danmois danmois commented Oct 8, 2025

Pull Request Description

Madura JESD204C support - driver and sample project

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the Coding style guidelines
  • I have complied with the Submission Checklist
  • I have performed a self-review of the changes
  • I have commented my code, at least hard-to-understand parts
  • I have build all projects affected by the changes in this PR
  • I have tested in hardware affected projects, at the relevant boards
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe etc), if applies

danmois added 6 commits October 8, 2025 13:18
@danmois
drivers: rf-transceiver: madura: Add JESD204C support
1a78cfe 
Adding missing parameters and conditions needed for JESD204C
operation.

Signed-off-by: George Mois <george.mois@analog.com>
@danmois
drivers: madura: adrv9025.c: Add LF after warning
8b60dd3 
Add a new line after pr_warning.

Signed-off-by: George Mois <george.mois@analog.com>
@danmois
projects:adrv902x: Add JESD204C profile
ad49b66 
Add JESD204C profile to the project and add selection option to
the Makefile.

Signed-off-by: George Mois <george.mois@analog.com>
@danmois
projects: adrv902x: src: Clkgen JESD204C support
d25ad74 
Add support for JESD204C for clkgen components.

Increase delay for allowing clkgen PLLs to lock.

Signed-off-by: George Mois <george.mois@analog.com>
@danmois
projects: adrv902x: Add JESD204C_PROFILE macro
fbc4baa 
Add the JESD204C_PROFILE macro definition in case of JESD204C
profile.

Signed-off-by: George Mois <george.mois@analog.com>
@danmois
projects: adrv902x: src: Add JESD204C examples
53c1dc4 
Add JESD204C examples.

Signed-off-by: George Mois <george.mois@analog.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@buha buha buha approved these changes

@CiprianRegus CiprianRegus Awaiting requested review from CiprianRegus CiprianRegus is a code owner

@dbogdan dbogdan Awaiting requested review from dbogdan dbogdan is a code owner

@amiclaus amiclaus Awaiting requested review from amiclaus amiclaus is a code owner

@rbolboac rbolboac Awaiting requested review from rbolboac rbolboac is a code owner

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@danmois @buha