Closed
Description
Issue by whitequark
Friday Dec 14, 2018 at 17:43 GMT
Originally opened as m-labs/nmigen#5
Right now nMigen silently generates invalid Verilog for that. It should (eventually) auto-flatten the hierarchy, but at least this should be detected.