v0.2.2

Notable changes in this release:

Simulation models:

• Fix IRQ vector min/max range checks
• Properly implement zero-length operations

IP core models:

• Properly implement zero-length operations
• Defer TLP conversion to string when logging
• Implement TLP straddling in Xilinx UltraScale models