Skip to content
View Zisis-Katsaros's full-sized avatar
  • Thessaloniki, Greece
  • 02:07 (UTC +03:00)

Block or report Zisis-Katsaros

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Zisis-Katsaros/README.md

Greetings! 👋

My name is Zisis Katsaros and I will soon graduate with a diploma in Electrical and Computer Engineering from the Aristotle University of Thessaloniki (Greece). My interests include IC design and machine learning and through coursework and projects I have gathered fundamental experience in both fields. Currently, I am working on my thesis: prediction of Bit-Error-Rate between chiplets using a deep nural network.

Pinned Loading

  1. TinyTapeout-DMA-Controller-AUTh TinyTapeout-DMA-Controller-AUTh Public

    DMA Controller for the transfer of 8-bit words between Memory and I/O Device. Hardening through LibreLane using SKY130 PDK. Submitted to the SKY26b TinyTapeout Shuttle

    Python

  2. Deep-Learning-Project-Winter-Sem.-2025-2026 Deep-Learning-Project-Winter-Sem.-2025-2026 Public

    Aristotle University of Thessaloniki, Deep-Learning Project (Winter Sem. 2025-2026): Analysis of Medical Images MedMNIST with CNN, Transfer Learning & Vision Transformers (Pytorch)

    Jupyter Notebook

  3. deepBER deepBER Public

    Master Thesis: Prediction of BER between Chiplets using Deep Nural Network

    Python

  4. Opening-of-door-using-Ur10-robotic-arm Opening-of-door-using-Ur10-robotic-arm Public

    Opening of door using the Ur10 robotic arm (6 degrees of freedom).

    MATLAB