Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

read_liberty: Optionally import unit delay arcs #4605

Merged
merged 3 commits into from
Oct 7, 2024

Conversation

povik
Copy link
Member

@povik povik commented Sep 18, 2024

What are the reasons/motivation for this change?

Avoiding timing path segmentation on explicitly instantiated or pre-mapped standard cells. When the SC mapper is configured for the unit delay model, with this new option we can supply complementary arcs for those cells which are viewed as boxes

Explain how this is achieved.

Under each cell and pin, we look at timing() sections with timing_type set to combinational, and for each arc found, we emit a $specify2 cell with fixed delay of 1000 which matches the unit delay inside ABC.

@@ -0,0 +1,3 @@
# Nothing gets imported: the file lacks timing data
read_liberty -wb -unit_delay normal.lib
select -assert-none =*/t:$specify*
Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is an almost empty test since we don't have any .lib files checked in with populated timing sections. We can find a new one provided the licensing is ok

@povik povik merged commit 0aab8b4 into YosysHQ:main Oct 7, 2024
22 checks passed
@povik povik deleted the liberty-unit-delay branch October 7, 2024 14:11
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant