Skip to content

Update aiebu submodule - #10105

Merged
stsoe merged 1 commit into
Xilinx:masterfrom
AdvaitNaik:update_aiebu
Oct 13, 2026
Merged

stsoe merged 1 commit into
Xilinx:masterfrom
AdvaitNaik:update_aiebu

Conversation

@AdvaitNaik

Copy link
Copy Markdown
Collaborator

Problem solved by the commit

Pull in latest dtrace compiler changes for memory address for multiple line probes fix

Xilinx/aiebu#403

What has been tested and how, request additional testing if necessary

ctest build in tests

Signed-off-by: Advait Hemant Naik <advanaik@amd.com>
@github-actions

github-actions Bot commented Oct 8, 2026

Copy link
Copy Markdown
Contributor

clang-tidy review says "All clean, LGTM! 👍"

@stsoe
stsoe merged commit ae634fa into Xilinx:master Oct 13, 2026
26 checks passed
stsoe pushed a commit that referenced this pull request Oct 20, 2026
Signed-off-by: Advait Hemant Naik <advanaik@amd.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants