Skip to content

check_axi_stream non-blocking #483

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
kraigher merged 3 commits into from
Apr 24, 2019
Merged

check_axi_stream non-blocking #483

Changes from 1 commit
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
b3e30d9
check_axi_stream: State which signal is wrong
eschmidscs Apr 23, 2019
87cf064
Add non-blocking check_axi_stream
eschmidscs Apr 23, 2019
2a6faa6
Remove trailing whitespaces
eschmidscs Apr 23, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Remove trailing whitespaces
  • Loading branch information
@eschmidscs
eschmidscs committed Apr 23, 2019
commit 2a6faa6a61ce2fbefaa7124beddb9b53594de18e
4 changes: 2 additions & 2 deletions vunit/vhdl/verification_components/test/tb_axi_stream.vhd
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -335,7 +335,7 @@ begin
if i = 14 then
last := '1';
end if;
push_axi_stream(net, master_axi_stream,
push_axi_stream(net, master_axi_stream,
tdata => std_logic_vector(to_unsigned(i, 8)),
tlast => last,
tkeep => "1",
Expand Down Expand Up @@ -371,7 +371,7 @@ begin
wait until rising_edge(aclk);
timestamp := now;

push_axi_stream(net, master_axi_stream,
push_axi_stream(net, master_axi_stream,
tdata => std_logic_vector(to_unsigned(3, 8)),
tlast => '1',
tkeep => "0",
Expand Down