Skip to content

Issues: VUnit/vunit

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
18 Open 23 Closed
18 Open 23 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Parity bit in the uart VCs Enhancement Verification Components
#906 opened Feb 26, 2023 by nicdes Loading… v5.1.0
AXI Stream Slave issue? - ModelSim Microsemi Pro 2020.3 Crash Verification Components
#861 opened Sep 28, 2022 by mkuklewski
8
Unaligned transfers and Endian option for Axi write slave Verification Components
#851 opened Jul 12, 2022 by basedVecna
1
VCI using protected types (VHDL2008) Verification Components
#848 opened Jul 5, 2022 by rftafas
2
Where to find documentation and examples for the AXI4 Lite bus master verification component? Docs Verification Components
#846 opened Jun 28, 2022 by creiter64
3
Axis bug with slave verification component Verification Components
#744 opened Sep 22, 2021 by ToniMas
Avalon verification component improvements (Suggestion) Enhancement Verification Components
#726 opened Aug 7, 2021 by cm8f
1
Avalon stream update Verification Components
#666 opened Jul 7, 2020 by slaweksiluk Loading…
11
Add non-blocking pop for avalon streams. Verification Components
#640 opened Apr 3, 2020 by tasgomes Loading…
make AXI stream stall statistics available to users Enhancement Verification Components
#623 opened Feb 10, 2020 by eine
add SPI verification components Verification Components
#611 opened Jan 14, 2020 by eine • Draft
2
Add compliance tests and updated VCs accordingly Verification Components
#520 opened Jun 17, 2019 by LarsAsplund Loading… v5.1.0
36
(Re)move AXI and UART verification components to separate repos Verification Components
#511 opened Jun 4, 2019 by eine • Draft v5.1.0
6
Feature Request: Parity support for VHDL UART verification component Verification Components
#492 opened May 10, 2019 by Aaron-Hartwig
1
Split verification components Verification Components
#480 opened Apr 19, 2019 by eine
12
Added verification components for SPI and AVMM Verification Components
#425 opened Dec 13, 2018 by bjacobs1 Loading…
3
wishbone master: strobe/stall/ack probabilities Verification Components
#373 opened Aug 14, 2018 by eschmidscs
7
bus error response Verification Components
#360 opened Jul 23, 2018 by eschmidscs
6
ProTip! Find all open issues with in progress development work with linked:pr.