Skip to content

Feature Request: Parity support for VHDL UART verification component #492

New issue
New issue
Open
Open
Feature Request: Parity support for VHDL UART verification component#492
Labels
Verification Components
@Aaron-Hartwig

Description

@Aaron-Hartwig
Aaron-Hartwig
opened on May 10, 2019

It would be nice to have even/odd parity support in the UART verification component.

Metadata

Assignees

No one assigned

    Labels

    Verification Components

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions