Skip to content

Improve Verilog output when a memory doesn't have any writes #400

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
mdko merged 1 commit into from
Aug 4, 2021

Improve Verilog output when a memory doesn't have any writes

0413976
Select commit
Loading
Failed to load commit list.
Merged

Improve Verilog output when a memory doesn't have any writes #400

Improve Verilog output when a memory doesn't have any writes
0413976
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs