Popular repositories Loading
-
CMOS-using-LTspice
CMOS-using-LTspice PublicThis repository contains a CMOS inverter circuit designed and simulated using LTspice. A CMOS inverter which is actually a "Hello World" in VLSI design logic is a fundamental building block in digi…
-
100-days-of-RTL-verification-challenge
100-days-of-RTL-verification-challenge PublicThis repository as collection of unique & some very important verilog system verilog code that i have worked on. Hope it helps.
Verilog 1
-
-
Interview_questions
Interview_questions PublicThis repository serves as a comprehensive record of my journey, showcasing both my challenges and successes. It includes a curated collection of interview questions and answers that I have encounte…
Verilog
-
-
Shift_register
Shift_register PublicThis repository as all the shift registers withe the self checkig Testbench.
SystemVerilog
If the problem persists, check the GitHub status page or contact support.