Skip to content
View Salmooo's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report Salmooo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Example code for Modern SystemC using Modern C++

C++ 60 7 Updated Nov 14, 2022

DOULOS Easier UVM Code Generator

Perl 28 16 Updated May 6, 2017

Xiaomi Home Integration for Home Assistant

Python 16,160 735 Updated Dec 31, 2024

ArduPlane, ArduCopter, ArduRover, ArduSub source

C++ 11,316 17,837 Updated Dec 31, 2024

Seer - a gui frontend to gdb

C++ 3,024 89 Updated Dec 28, 2024

Deskflow lets you share one mouse and keyboard between multiple computers on Windows, macOS and Linux. It's like a software KVM (but without video).

C++ 14,894 3,864 Updated Dec 31, 2024

Using Nim to interface with SystemVerilog test benches via DPI-C

SystemVerilog 29 4 Updated Apr 12, 2023

Pick your favorite language to verify your chip.

C++ 34 4 Updated Dec 31, 2024

xspcomm encapsulates the DPI-based digital circuit and provides various high-level language operation interfaces.

C++ 8 Updated Dec 27, 2024

An open-source cross-platform alternative to AirDrop

Dart 55,393 3,036 Updated Dec 31, 2024

migration of open source Project-Zipline to palladium emulation environment

Verilog 1 Updated Jun 4, 2024

🔄 CLI to convert Webpages to PDFs 🚀

Python 1,103 45 Updated Feb 11, 2024

This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit

SystemVerilog 21 11 Updated Jul 27, 2018

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,854 526 Updated Dec 27, 2024

Contains the code examples from The UVM Primer Book sorted by chapters.

SystemVerilog 501 205 Updated Dec 24, 2021

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

Verilog 84 12 Updated Sep 27, 2020

yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/

SystemVerilog 108 51 Updated Nov 29, 2017

Bananas🍌, Cross-Platform screen 🖥️ sharing 📡 made simple ⚡.

Svelte 3,161 69 Updated Dec 10, 2024

SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core

Verilog 133 62 Updated Jul 16, 2018

This is the main repository for all the examples for the book Practical UVM

Verilog 177 111 Updated Oct 21, 2020

uvm AXI BFM(bus functional model)

Verilog 235 113 Updated Jun 23, 2013

UVM实战随书源码 --维护中

SystemVerilog 1 Updated Oct 15, 2024

JSON for Modern C++

C++ 43,885 6,804 Updated Dec 31, 2024

The fast Rust-based web bundler with webpack-compatible API 🦀️

Rust 10,471 597 Updated Jan 1, 2025

OpenXuantie - OpenE902 Core

Verilog 137 66 Updated Jun 28, 2024

Modern co-simulation framework for RISC-V CPUs

C++ 124 68 Updated Dec 31, 2024

emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.

Python 9 4 Updated Nov 19, 2024

PDF scientific paper translation with preserved formats - 基于 AI 完整保留排版的 PDF 文档全文双语翻译,支持 Google/DeepL/Ollama/OpenAI 等服务,提供 CLI/GUI/Docker

Python 12,509 910 Updated Dec 30, 2024

:octocat: git and git flow cheat sheet

6,934 1,427 Updated Aug 8, 2024

程序员延寿指南 | A programmer's guide to live longer

30,800 2,150 Updated Jan 30, 2024
Next