Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

treewise: typo "or RAM" #20219

Merged
merged 2 commits into from
Jan 1, 2024
Merged

treewise: typo "or RAM" #20219

Changes from 1 commit
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
3326b0c
boards/nucleo: fix typo - or RAM
krzysztof-cabaj Jan 1, 2024
29502b2
cpu/stm32/periph: fix typo - or RAM
krzysztof-cabaj Jan 1, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
cpu/stm32/periph: fix typo - or RAM
  • Loading branch information
@krzysztof-cabaj
krzysztof-cabaj committed Jan 1, 2024
commit 29502b2dc4f6ced10b6366c2ce381947f02209d8
2 changes: 1 addition & 1 deletion cpu/stm32/periph/gpio_ll_irq.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -316,7 +316,7 @@ void isr_exti(void)
/* emulate level triggered IRQs by asserting the IRQ again in software, if needed */
if (level_triggered & (1UL << pin)) {
/* Trading a couple of CPU cycles to not having to store port connected to EXTI in RAM.
* A simple look up table would save ~6 instructions for the cost 64 byte or RAM. */
* A simple look up table would save ~6 instructions for the cost 64 bytes of RAM. */
gpio_port_t port = GPIO_PORT(get_exti_port(pin));
uint32_t actual_level = gpio_ll_read(port) & (1UL << pin);
uint32_t trigger_level = EXTI_REG_RTSR & (1UL << pin);
Expand Down
Loading