boards/hifive1*: provide and configure SPI feature

RIOT-OS · Dec 16, 2019 · 298a1a3 · 298a1a3
1 parent e2266fd
commit 298a1a3
Show file tree

Hide file tree

Showing 4 changed files with 36 additions and 2 deletions.
diff --git a/boards/hifive1/Makefile.features b/boards/hifive1/Makefile.features
@@ -5,6 +5,6 @@ CPU_MODEL = fe310_g000
 #FEATURES_PROVIDED += periph_pwm
 FEATURES_PROVIDED += periph_rtc
 FEATURES_PROVIDED += periph_rtt
-#FEATURES_PROVIDED += periph_spi
+FEATURES_PROVIDED += periph_spi
 FEATURES_PROVIDED += periph_timer
 FEATURES_PROVIDED += periph_uart
diff --git a/boards/hifive1/include/periph_conf.h b/boards/hifive1/include/periph_conf.h
@@ -85,6 +85,23 @@ static const uart_conf_t uart_config[] = {
 #define UART_NUMOF                  ARRAY_SIZE(uart_config)
 /** @} */
 
+/**
+ * @name    SPI device configuration
+ *
+ * @{
+ */
+static const spi_conf_t spi_config[] = {
+    {
+        .addr       = SPI1_CTRL_ADDR,
+        .mosi       = GPIO_PIN(0, 3), /* D11 */
+        .miso       = GPIO_PIN(0, 4), /* D12 */
+        .sclk       = GPIO_PIN(0, 5), /* D13 */
+    },
+};
+
+#define SPI_NUMOF                  ARRAY_SIZE(spi_config)
+/** @} */
+
 /**
  * @name    RTT/RTC configuration
  *

diff --git a/boards/hifive1b/Makefile.features b/boards/hifive1b/Makefile.features
@@ -6,6 +6,6 @@ CPU_MODEL = fe310_g002
 #FEATURES_PROVIDED += periph_pwm
 FEATURES_PROVIDED += periph_rtc
 FEATURES_PROVIDED += periph_rtt
-#FEATURES_PROVIDED += periph_spi
+FEATURES_PROVIDED += periph_spi
 FEATURES_PROVIDED += periph_timer
 FEATURES_PROVIDED += periph_uart
diff --git a/boards/hifive1b/include/periph_conf.h b/boards/hifive1b/include/periph_conf.h
@@ -86,6 +86,23 @@ static const uart_conf_t uart_config[] = {
 #define UART_NUMOF                  ARRAY_SIZE(uart_config)
 /** @} */
 
+/**
+ * @name    SPI device configuration
+ *
+ * @{
+ */
+static const spi_conf_t spi_config[] = {
+    {
+        .addr       = SPI1_CTRL_ADDR,
+        .mosi       = GPIO_PIN(0, 3), /* D11 */
+        .miso       = GPIO_PIN(0, 4), /* D12 */
+        .sclk       = GPIO_PIN(0, 5), /* D13 */
+    },
+};
+
+#define SPI_NUMOF                  ARRAY_SIZE(spi_config)
+/** @} */
+
 /**
  * @name    RTT/RTC configuration
  *