Skip to content

Conversation

@andrijapau
Copy link
Contributor

@andrijapau andrijapau commented Nov 19, 2025

This utility is used to traverse the IR and then use the DAGBuilder to generate a DAG to be visualized.

[sc-103458]

@andrijapau andrijapau changed the title feat: add MLIRDAGAnalysisPass feat: add analysis pass Nov 19, 2025
@andrijapau andrijapau changed the title feat: add analysis pass feat: add CircuitDAGAnalysisPass pass Nov 19, 2025
@andrijapau andrijapau changed the title feat: add CircuitDAGAnalysisPass pass feat: add CircuitDAGAnalysisPass Nov 19, 2025
@paul0403 paul0403 added the unified compiler Pull requests for the integration with xDSL label Nov 20, 2025
andrijapau and others added 5 commits November 26, 2025 13:47
…lder.py

Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
…lder.py

Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
…_dag_builder.py

Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
…lder.py

Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
@andrijapau andrijapau changed the title feat: add ConstructCircuitDAG utility feat: add ConstructCircuitDAG director pattern Nov 26, 2025
Base automatically changed from fix/upgrade-dag-builders to feature/graph-visualization November 26, 2025 20:56
Copy link
Contributor

@mehrdad2m mehrdad2m left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks @andrijapau, Looks very good. Just some comments:

andrijapau and others added 3 commits November 28, 2025 12:19
…cuit_dag.py

Co-authored-by: Mehrdad Malek <39844030+mehrdad2m@users.noreply.github.com>
@andrijapau andrijapau merged commit 251832a into feature/graph-visualization Nov 28, 2025
39 checks passed
@andrijapau andrijapau deleted the feature/mlir-to-dag-pass branch November 28, 2025 19:11
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

unified compiler Pull requests for the integration with xDSL wip PRs that are a Work-In-Progress

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants