Skip to content

Conversation

wakafa1
Copy link
Contributor

@wakafa1 wakafa1 commented Jul 28, 2020

No description provided.

@sashimi-yzh sashimi-yzh merged commit 67db4a9 into master Jul 28, 2020
@sashimi-yzh sashimi-yzh deleted the debian-gif branch July 28, 2020 07:13
FuWenyi pushed a commit to Jiayuah/NutShell that referenced this pull request Mar 28, 2023
* WIP

* Finish SourceIdConverter

* Fix unconnected ports

* Split modules into files

* Add dir read/write

* parameter: concretize some parameters

* mshralloc: initiate mshralloc module

* Slice: wire between mshrs and sinks/sources to receive tasks

* Fix MSHRAlloc bugs

* Add basic test into Makefile

* Specify sourceIdWidth in HasHuanCunParameters

* simplify sourceId comparison

* mshrAlloc: setup basic framework and some logic, WIP

* mshrAlloc: fix compilation problem

* Implemented Directory

* Slice: add mshrs for nested bc

* Add direcoty into Slice

* mshrAlloc: finish rough logic, untested

* Slice: complete mshr wiring and fix id cmp in dirResultMatch

* Add connection for Sink C/D/E resps into mshr

* MSHR: add logic for updating meta

* MSHR: add primary logic for setting s_* and w_* state regs

* MSHR: add task scheduling

* Fix bus width

* Impl SourceA

* sinkA: add simple logic for sinkA

* mshrAlloc: handle issue where nrReqs mismatch dirReadPorts

* Add AcquireTester

* add missing connections

* slice: connect mshrAlloc and mshrs

* mshrAlloc: init alloc.bits

* Use TLFuzzer to test L2

* mshrAlloc: consider valid signal when generating masks

* parameter: decrease set size to accelerate dir initialization

* Fix bug in FakeClient

* Fix bug in MSHRAlloc

* Add TLCacheCork before ram

* MSHR: mark s_* and w_* state regs after corresponding tasks finish

* Fix mshr id width bug

* MSHR: set w_[r/p]probeack* after receving resps from sinkC

* Fix bugs in MSHR

* Add an example about unit test by aop

* [WIP] sourceD

* Support Acquire/Get in SourceD

* ds: setup basic datastorage framework

* DS: finish sram r&w logic [WIP]

* DS: finish req logic [WIP]

* DS: finish read-out logic

* test: support naive DStest

* slice: connect sourceDs to DS

* refactor unit test

* sinkD: finish basic function

* Add sinkD wreq into DataStorage

* mshrAlloc: enable coh requests be allocated

* Fix bugs in SourceD

* Fix bug in FakeClient

* mshrAlloc: fix nr_mshr mismatch in selector

* sourceC: finish basic function

* Add tlc test

* Fix tlc test bug

* Init assert cond in MSHR

* sinkD: fix missing source assignment

* sourceD: fix s1 fast-go problem

* Implement SinkE\SourceE, fix bug in Directory

* tlctest: add multiple acquire test

* Implement SinkC, fix missing connections

* Split RANDOM_REG_INIT from verilator backend

* Just select 1 client in L2

* tlctest: add release test

* mshralloc: implement a simple 3=>1 allocator

* fix comb loop

* mshralloc: fix mismatching bugs

* mshralloc: fix typo

* remove unused test

* install verilator

Co-authored-by: wangkaifan <wangkaifan@ict.ac.cn>
Co-authored-by: zhanglinjuan <zhanglinjuan20s@ict.ac.cn>
FuWenyi pushed a commit to Jiayuah/NutShell that referenced this pull request Jul 26, 2023
readme: add demo-running debian on fpga
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants