Skip to content

Add PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE #1350

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 9, 2022
Merged

Add PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE #1350

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
19 changes: 15 additions & 4 deletions ...src/content/processthreadsapi/nf-processthreadsapi-isprocessorfeaturepresent.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -428,7 +428,7 @@ The processor implements the XSAVE and XRSTOR instructions.
</dl>
</td>
<td width="60%">
This ARM processor implements the ARM v8 instructions set.
This Arm processor implements the Arm v8 instructions set.
</td>
</tr>

Expand All @@ -439,7 +439,7 @@ This ARM processor implements the ARM v8 instructions set.
</dl>
</td>
<td width="60%">
This ARM processor implements the ARM v8 extra cryptographic instructions (i.e. AES, SHA1 and SHA2).
This Arm processor implements the Arm v8 extra cryptographic instructions (i.e. AES, SHA1 and SHA2).
</td>
</tr>

Expand All @@ -450,7 +450,7 @@ This ARM processor implements the ARM v8 extra cryptographic instructions (i.e.
</dl>
</td>
<td width="60%">
This ARM processor implements the ARM v8 extra CRC32 instructions.
This Arm processor implements the Arm v8 extra CRC32 instructions.
</td>
</tr>

Expand All @@ -461,10 +461,21 @@ This ARM processor implements the ARM v8 extra CRC32 instructions.
</dl>
</td>
<td width="60%">
This ARM processor implements the ARM v8.1 atomic instructions (e.g. CAS, SWP).
This Arm processor implements the Arm v8.1 atomic instructions (e.g. CAS, SWP).
</td>
</tr>

<tr>
<td width="40%"><a id="PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE"></a><a id="pf_arm_v83_lrcpc_instructions_available"></a><dl>
<dt><b>PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE</b></dt>
<dt>34</dt>
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8.3 LRCPC instructions (e.g. ldapr). Note that certain Arm v8.2 CPUs may optionally support the LRCPC instructions.
</td>
</tr>

</table>

## -returns
Expand Down