Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

syn the fork #2

Merged
merged 2 commits into from
Mar 17, 2020
Merged

syn the fork #2

merged 2 commits into from
Mar 17, 2020

Conversation

LeonMac
Copy link
Owner

@LeonMac LeonMac commented Mar 17, 2020

No description provided.

deeppat and others added 2 commits February 11, 2020 22:57
* Added Xilinx 2019.2 toolset support
* Enabled Vitis Runs
* Updated XRT link for 2019.1
* Update ERRATA.md
  * Add errata that CL cannot connect shell generated clock directly to BUFG in CL.

Co-authored-by: AWSkhanasif <khanasif@amazon.com>
* Added link to Xilinx AR# 73360
* Updated README to point to Vitis as the initial start point for new development
@LeonMac LeonMac merged commit ba6901d into LeonMac:master Mar 17, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants