-
Notifications
You must be signed in to change notification settings - Fork 710
Busses #203
base: master
Are you sure you want to change the base?
Busses #203
Conversation
thanks for your contribution. Can you please give an example for a specification against which we can compare yout footprint? Also please add a courtyrad for |
What sort of specifications do you require? The PDFs I referenced contain dimensions for 8-bit ISA and S100 card edges. |
uuups, sorry overread the spec PDFs ... will have a look at them ;-) |
Hi! generally this looks good (as fas as I saw in the specs), but I would suggest some alterations (although the other edge connectors do not follow these yet):
Best, |
I think the edge stuff could be directly put onto the edge cuts layer. If this is not how we want it to be done, then the script that generates the samtec connectors needs to be corrected and these footprints need to be re exported. Edit: About the second reference: i would still add it because otherwise it would be missing from the documentation. |
Yes, I also see the Best, |
@DavidGriffith Could you look into our suggestions? |
Here are edge cuts for the PC, AT, and S100 card edges. I also moved the courtyards to coincide with the cuts and deleted the %R references. Is this what you're looking for? If so, I'll go ahead and fix the PCI and PCIexpress footprints along the same lines. |
Your changes look good right now. |
I just realized that I have not yet checked to make sure the solder mask layers make sense for card edges. |
Hi @DavidGriffith
|
Is it correct to remove the You can add the documents above to the description so we know the source for these footprint designs. Shouldn't a 3D model be provided? Without it, the gold fingers won't show up in the 3D viewer, right? |
The 3d model is not necessary. Footprint features are always rendered even without a model assigned. Regarding reference i already stated above that i would like a refdes on the fab layer. |
@poeschlr |
Hi @DavidGriffith |
@Shackmeister, I think I applied all the requests you made except for pin-1 indicators on fab layers (how should they look?) and connectors with one rounded edge (I'm not clear on what you're asking for). I'll need to go over it all again to verify the courtyard clearances. |
Okay, that's done. How can I apply a square soldermask gap over the entirety of the gold fingers? |
@DavidGriffith That requires two polygons, one for each layer. You could also make a single pad, only on the mask layers, and without a pin number: Note that I haven't done this on these exact footprints so you should check Gerbers and make sure it's what you want, but one or both of these should work. |
Would you please explain how to get the line/polygon tool to draw a polygon? I see lots of tutorials and such discussing polygons, but nothing actually shows HOW to get that tool to draw a polygon. |
You need kicad 5 to manipulate polygons. If you have kicad 5 then there is a separate tool for graphical polygons. (You then have the line tool and the graphical polygon tool) I am just not really sure what you try to achieve to be honest. A single rectangle mask only pad should already do the trick. (or two if you want the "missing pin area" covered by soldermask) If you want mask between the pins then you do not need to do anything as the mask over the pins themselfes is already removed by activating the mask layer of the pads. |
I'm trying to leave the area where the edge connector is left clear of soldermask. I don't understand what you mean by "no need to do anything" because the soldermask layer just masks off the pads (fingers) and the rest of the connector has mask applied. |
Read my comment again. It consists of more than one option. The no need to do anything part already mentioned that there will be soldermask left between the pads ;) |
For myself and any others interested, I found a better reference for S100 card edge specs than the grainy one I referenced earlier: http://www.edac.net/dat/files/161.pdf |
I also find it common to mask the entire edge where the fingers are, and not just between pins. This is the only way I can recall seeing it, in fact. This library is for KiCad v5. If you're not using it, you should. You will find how to add a polygon in the Place menu, and adding a pad is nothing pad. A pad is probably easiest since it can do both sides at once. |
Ya, I was hanging on with V4 for a couple reasons. One of the bigger annoyances for me is how v5 changed the way things are toggled in the 3D view. I'm working on that right now (https://github.com/DavidGriffith/kicad-source-mirror branch "3d-viewer-mods"). For this pull, I would like for whoever might want to merge this pull request to please hold off until I declare my work complete. I'm double-checking dimensions and redoing some stuff that made sense in V4 but not anymore for V5. |
The official specs at http://www.s100computers.com/General%20Images/IEEE_696_1983.pdf clearly states that the edge should be 6.350 inches to 6.360 inches to fit in a slot measuring 6.375 inches. That's easy to miss though. According to this data sheet (http://www.edac.net/dat/files/161.pdf) for slots matching the spec, the slot is 6.375 inches wide and the card edge should be 0.012 inches smaller. EDAC makes slots of varying connector counts matching the S100 pitch for applications other than S100.
I think the S100 card edge is complete. I don't know if putting those strips along the bottom in F.Fab and B.Fab for beveling the card should be done in the footprint or completed board. Please comment. |
I'm sorry but has this ever been added to the program? I'm not 100% sure how it works. I can find both the 8 and 16 bit ISA connector symbols but neither have a footprint (though the 16 bit one has a footprint "BUS_AT" but it's not assigned by default.) EDIT: Nvm i just made my own version but cutting off excess pins from the 16 bit one. still a shame the 8 bit one is not standard in KiCad. |
Adding S100 and PC 8-bit card edge footprints and clarify the AT and PCI busses.
Thanks for creating a pull request to contribute to the KiCad libraries! To speed up integration of your PR, please check the following items: