Skip to content

Conversation

@Chrisqcwx
Copy link
Contributor

原来的写法生成verilog的时候生成了高阻态,不知道为什么,只能换成一种蠢写法

Chrisqcwx and others added 30 commits March 19, 2023 23:24
…ou CANNOT and SHOULDN't fetch and store the next bad-ass instruction to the god-damned temporary instruction storing thingy, as well as a previous stall is not meant to be waiting for issue
@rewired-gh
Copy link
Contributor

If it is a bug in Chisel or CIRCT, please report it through opening a new issue in their repositories.

@rewired-gh rewired-gh merged commit 063afbe into main May 22, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants