You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
@maliberty thank you for reporting this issue. At a first glance it should not be the case since as shown in the table (I also checked it in LEF and LIB files) the areas of the cells does not increase much as you change the cell type. I have also checked the spice netlist of all 4 circuits and they have identically sized transistors at the output, what should result in equal drive strengths for buffers and FF with the same postfix. I suppose that the increase in the area produces while placing the cells. Could you please mention the most critical parameters which are driving placer/resizer ?
Drive strength, pin capacitance, and area are the most critical. In other PDKs we observe an smaller ratio of increase. To me this suggests some inefficiency in the cell layout.
@precisionmoon noticed this large jump in area when upsizing a sequential compared to a buffer. Is this expected?
The text was updated successfully, but these errors were encountered: