Skip to content
View HazemAlindari's full-sized avatar

Highlights

  • Pro

Block or report HazemAlindari

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
HazemAlindari/README.md
  • ๐Ÿ‘‹ Hi, Iโ€™m @HazemAlindari
  • ๐Ÿ‘€ Iโ€™m interested in Computer Architectures and Neuromorphic Computing.
  • ๐ŸŒฑ Iโ€™m currently working on Memristor Crossbars security and hardware security in general.
  • ๐Ÿ’ž๏ธ Iโ€™m looking to collaborate on other than von neumann architectures development and programming methods.
  • ๐Ÿ“ซ How to reach me hazem.mounir@me.com
  • ๐Ÿ”— LinkedIn
  • ๐Ÿ”— Instagram

Popular repositories Loading

  1. chipyardDocker chipyardDocker Public

    Dockerfile 3

  2. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala 1

  3. HazemAlindari HazemAlindari Public

    Config files for my GitHub profile.

  4. sha3 sha3 Public

    Forked from freecores/sha3

    SHA3 (KECCAK)

    Verilog

  5. vtr-verilog-to-routing vtr-verilog-to-routing Public

    Forked from verilog-to-routing/vtr-verilog-to-routing

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++