Skip to content

Conversation

@Risto97
Copy link
Contributor

@Risto97 Risto97 commented Oct 5, 2025

No description provided.

Add fusesoc core files importer
Fix the issue when verilator is used forcing a reconfigure of cmake p…
…y chain by introducing stamp file generation step

Also fixes the issue where the IP blocks without RTL files append a
library to the search path, but they dont create one
@Risto97 Risto97 force-pushed the xheep branch 4 times, most recently from 4591bf6 to 7d6bccf Compare October 5, 2025 19:43
When entering EDA function call flatten_graph_and_disallow_flattening(),
this will ensure that all consecutive get_ip_...() calls do not do
topological sort ont the IP list.
The only danger is if the EDA tool function is calling ip_link()
function and retrieves file lists again.
At the end of the function socmake_allow_topological_sort(ON) should be
called

forgoten file

Try to fix

fix

fix

fix typo
@Risto97 Risto97 marked this pull request as ready for review December 7, 2025 16:34
@Risto97 Risto97 merged commit 77b44c5 into develop Dec 7, 2025
1 check passed
@Risto97 Risto97 deleted the xheep branch December 7, 2025 16:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants