Skip to content

Commit

Permalink
debug: bump Spike to support custom registers
Browse files Browse the repository at this point in the history
  • Loading branch information
@mwachs5
mwachs5 committed Sep 5, 2018
1 parent 8eb7462 commit 0981f00
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion riscv-isa-sim
Submodule riscv-isa-sim updated from b6ec19 to aff796

0 comments on commit 0981f00

Please sign in to comment.