Popular repositories Loading

1. APIR-DSP APIR-DSP Public

   The FPT'21 paper "APIR-DSP" source code.

   Verilog 7

2. UPTRA UPTRA Public

   UPTRA: An Ultra-Parameterized Temporal CGRA Modeling and Optimization

   Verilog 4

3. 32-bit-Multiplier 32-bit-Multiplier Public

   A 32-bit Baugh-Wooley multiplier with carry-select add.

   Verilog 3

4. HETA HETA Public

   HETA: A Heterogeneous Temporal CGRA Modeling and Bayesian-based Optimization

   Verilog 3 1

5. aha aha Public

   Forked from StanfordAHA/aha

   https://aha.readthedocs.io/en/latest/

   Python 1

6. pillars pillars Public

   Forked from pku-dasys/pillars

   An integrated CGRA design framework

   Scala 1