Skip to content

An 8-bit calculator that can multiply, add and subtract. Created and simulated in Quartus Prime and physically implemented in DEC-SOC1 FPGA.

License

Notifications You must be signed in to change notification settings

CedricRev/simple-calculator-verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

9 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

simple-calculator-verilog

An 8-bit calculator that can multiply, add and subtract. Created and simulated in Quartus Prime and physically implemented in DEC-SOC1 FPGA.

Subject: Hardware Description Language Language: Verilog


Code Previews and Waveforms

Quartus Prime Expected Outputs and Waveform enter image description here Visual Implementation in Quartus to FPGA enter image description here

DEC-SoC1 FPGA

Sample Implementation in FPGA enter image description here

About

An 8-bit calculator that can multiply, add and subtract. Created and simulated in Quartus Prime and physically implemented in DEC-SOC1 FPGA.

Topics

Resources

License

Stars

Watchers

Forks