Skip to content
View BrendanJamesLynskey's full-sized avatar

Block or report BrendanJamesLynskey

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Brendan Lynskey

A staff-level engineer across hardware (RTL and FPGA, DSP, signal integrity) and agentic AI. More than 25 years in hardware, and I write the software too.

Home → · Portfolio · CV · How I check the numbers · Hardware, DSP and signal integrity

Sixteen interactive sites, in four tracks

Each site is computed and animated by a tested model, and each is checked against something independent of it.

Track Sites
Foundations: one small model, end to end Decoder · Training
Hardware: the machines underneath, chip to rack Kernels · Systolic · Accelerators · Racks
Inference: serving models at scale Serving · Architectures · Numerics · Trade-offs
Agents: building on models Harnesses · Protocols · Context · Orchestration · Evals · Security

Browse the library

The slide-deck series behind the sites, by subject (also on the home page). Each index lists everything in it; each series hub lists its decks in reading order.

Index Series hubs
LLMs Transformer Architecture · Transformer Training · Modern Architectures · NVIDIA GPUs · Google TPUs · Inference Simulators · Agents & Orchestration · Model Context Protocol · all 34 →
Hardware Signal Integrity · Silicon Photonics · Optics for Data Centres · FHE Accelerator Simulators · Simulation Engineering Toolkit · Arm Cortex-M · Arm AMBA · Modern SoC Design · all 15 →
Software Identity & Authorisation · CI/CD & DevOps · Web Development · Algorithms & Data Structures · Compilers · Cloud *aaS · all 8 →
Mathematics Cryptography · Coding Theory · Quantitative Finance · Maths for ML · Historical Mathematicians · Historical Physicists
DSP & Music Neural Sound Synthesis · Audio Plugins · J. O. Smith companions
Miscellaneous Interview Preparation · Psychology & Philosophy · Early Music

Featured

What Checked against
Systolic Arrays Explained Inside a matrix engine, cycle by cycle A SystemVerilog array in Verilator: 613 values, 0 mismatches
HW Design-Space Agent A LangGraph agent that explores hardware trade-offs down a fidelity ladder to synthesis Every number from a recorded run of the agent
Signal Integrity 17 decks, 188 slides, from transmission lines to channel operating margin 20 cross-checks against published results, largest difference 2.44 %
Agent Orchestration Explained Graphs, multi-agent patterns and durability Real LangGraph 1.2.14: 39 sessions, checkpoint history equal after every one of 71 operations
Transformer Decoder Explained How one forward pass works, live in the browser PyTorch, operation by operation, to within 1e-5
Transformer decoder in RTL A synthesisable SystemVerilog pre-norm decoder block with a KV cache, in Q8.8 fixed point 84 passing tests: 54 bit-accurate against a Python golden model, 30 RTL simulations

Built with Claude Code as an agentic engineering workflow: I specify the work, set the verification rules and check the numbers; commits made this way carry a Co-Authored-By line. More on the portfolio.

Pinned Loading

  1. LLM_Transformer_Decoder_RTL LLM_Transformer_Decoder_RTL Public

    Synthesisable SystemVerilog implementation of a Transformer Decoder block

    SystemVerilog 4

  2. agent-orchestration-explained agent-orchestration-explained Public

    Agent Orchestration Explained: agents as graphs, steps and checkpoints, multi-agent patterns and durable runs, on an engine checked against real LangGraph in CI.

    TypeScript

  3. HW_Design_Space_Agent HW_Design_Space_Agent Public

    LangGraph agent for hardware design-space exploration — spec in, Pareto-optimal architecture out: analytical models → cycle sim → verified RTL → synthesis, with back-annotation

    Python

  4. Signal_Integrity Signal_Integrity Public

    Eleven interactive decks on signal integrity and high-speed digital design. Every number computed by a model, checked against published work.

    HTML

  5. systolic-arrays-explained systolic-arrays-explained Public

    Systolic Arrays Explained: how matrix engines multiply matrices, one clock cycle at a time, drawn from a cycle-accurate model checked against SystemVerilog in Verilator.

    TypeScript

  6. transformer-explainer transformer-explainer Public

    Transformer Decoder Explained and Transformer Training Explained: an interactive explainer of how a decoder-only transformer runs and how it is trained, computed in your browser and checked against…

    TypeScript