-
Notifications
You must be signed in to change notification settings - Fork 0
feat(risc-v): first draft #3
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
| - section: RISC-V | ||
| href: content/RISC-V/index.qmd | ||
| contents: | ||
| - href: content/RISC-V/instruction_formats.qmd |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
| such as addition of two numbers or storing data to memory. Below is a comparison between RISCV code and its equivalent C code: | ||
|
|
||
|
|
||
| ::: {layout-ncol=2} |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Landrew layout nit: add tailwindcss
| --- | ||
| --- | ||
| title: "RISC-V Instruction Formats" | ||
| subtitle: "UC Berkeley, CS 61C" |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
why is this like tripled
| **2. Which fields decide the ALU operation for R-type instructions?** | ||
|
|
||
| ::: {.callout-note collapse="true" title="Check Answer"} | ||
| **funct3, funct7, and opcode.** |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
monospace funct3 etc.
| ::: {.callout-note collapse="true" title="Check Answer"} | ||
| **funct3, funct7, and opcode.** | ||
|
|
||
| While the opcode identifies the instruction as R-Type, the `funct` fields select the specific operation (Add vs Sub vs Xor). |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
add sub xor
|
|
||
| ### Conceptual Pre-Check | ||
|
|
||
| **1.1 True or False: The opcode field determines the instruction type (R, I, I$\star$, S, etc.).** |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
you should just use an asterisk instead of
| #### R-Type: Register Operations | ||
|
|
||
| **Structure:** | ||
| ``` |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Make this into a table possbly a @lethalNeutrino
|
|
||
| ### Format Summary Table | ||
|
|
||
| | Format | Registers | Immediate Bits | Use Case | Example | |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Run markdown formatter on these tables

No description provided.