-
-
-
-
cores Public
Forked from ultraembedded/coresVarious HDL (Verilog) IP Cores
Verilog UpdatedJul 1, 2021 -
Piccolo Public
Forked from bluespec/PiccoloRISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Verilog Apache License 2.0 UpdatedJun 11, 2021 -