More reproducible RiscV ELF tests (#1174)

See riscv-software-src/riscv-tests#529 --------- Co-authored-by: bing <bingcicle@keemail.me>
0xmozak · Feb 2, 2024 · 482aad8 · 482aad8
1 parent 1177316
commit 482aad8
Show file tree

Hide file tree

Showing 98 changed files with 7 additions and 2 deletions.
diff --git a/.gitignore b/.gitignore
@@ -27,3 +27,7 @@ tmp
 
 # Generated IOTapes
 *.tape
+
+riscv-testdata/testdata/*.o
+riscv-testdata/testdata/*.s
+riscv-testdata/testdata/*.i
diff --git a/riscv-testdata/create_testdata/Dockerfile b/riscv-testdata/create_testdata/Dockerfile
@@ -31,11 +31,12 @@ RUN git submodule update --init --depth=1 --recursive && \
     git rev-parse HEAD | tee .testdata_generated_from_this_commit
 
 # Build the tests - we are interested in rv32ui and rv32um
+# We want to add the CFLAGS "-save-temps -frandom-seed=1" to the build,
+# but upstream forces us to repeat all their default flags here, too.
 RUN autoconf && \
     ./configure --prefix=/root/riscv-tests && \
     cd isa && \
-    make rv32ui XLEN=32 && \
-    make rv32um XLEN=32
+    make rv32ui rv32um XLEN=32 RISCV_GCC_OPTS="-save-temps -frandom-seed=1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles"
 
 RUN rm -f /root/riscv-tests/isa/.gitignore
 

diff --git a/riscv-testdata/testdata/rv32ui-p-add b/riscv-testdata/testdata/rv32ui-p-add
diff --git a/riscv-testdata/testdata/rv32ui-p-addi b/riscv-testdata/testdata/rv32ui-p-addi
diff --git a/riscv-testdata/testdata/rv32ui-p-and b/riscv-testdata/testdata/rv32ui-p-and
diff --git a/riscv-testdata/testdata/rv32ui-p-andi b/riscv-testdata/testdata/rv32ui-p-andi
diff --git a/riscv-testdata/testdata/rv32ui-p-auipc b/riscv-testdata/testdata/rv32ui-p-auipc
diff --git a/riscv-testdata/testdata/rv32ui-p-beq b/riscv-testdata/testdata/rv32ui-p-beq
diff --git a/riscv-testdata/testdata/rv32ui-p-bge b/riscv-testdata/testdata/rv32ui-p-bge
diff --git a/riscv-testdata/testdata/rv32ui-p-bgeu b/riscv-testdata/testdata/rv32ui-p-bgeu
diff --git a/riscv-testdata/testdata/rv32ui-p-blt b/riscv-testdata/testdata/rv32ui-p-blt
diff --git a/riscv-testdata/testdata/rv32ui-p-bltu b/riscv-testdata/testdata/rv32ui-p-bltu
diff --git a/riscv-testdata/testdata/rv32ui-p-bne b/riscv-testdata/testdata/rv32ui-p-bne
diff --git a/riscv-testdata/testdata/rv32ui-p-fence_i b/riscv-testdata/testdata/rv32ui-p-fence_i
diff --git a/riscv-testdata/testdata/rv32ui-p-jal b/riscv-testdata/testdata/rv32ui-p-jal
diff --git a/riscv-testdata/testdata/rv32ui-p-jalr b/riscv-testdata/testdata/rv32ui-p-jalr
diff --git a/riscv-testdata/testdata/rv32ui-p-lb b/riscv-testdata/testdata/rv32ui-p-lb
diff --git a/riscv-testdata/testdata/rv32ui-p-lbu b/riscv-testdata/testdata/rv32ui-p-lbu
diff --git a/riscv-testdata/testdata/rv32ui-p-lh b/riscv-testdata/testdata/rv32ui-p-lh
diff --git a/riscv-testdata/testdata/rv32ui-p-lhu b/riscv-testdata/testdata/rv32ui-p-lhu
diff --git a/riscv-testdata/testdata/rv32ui-p-lui b/riscv-testdata/testdata/rv32ui-p-lui
diff --git a/riscv-testdata/testdata/rv32ui-p-lw b/riscv-testdata/testdata/rv32ui-p-lw
diff --git a/riscv-testdata/testdata/rv32ui-p-ma_data b/riscv-testdata/testdata/rv32ui-p-ma_data
diff --git a/riscv-testdata/testdata/rv32ui-p-or b/riscv-testdata/testdata/rv32ui-p-or
diff --git a/riscv-testdata/testdata/rv32ui-p-ori b/riscv-testdata/testdata/rv32ui-p-ori
diff --git a/riscv-testdata/testdata/rv32ui-p-sb b/riscv-testdata/testdata/rv32ui-p-sb
diff --git a/riscv-testdata/testdata/rv32ui-p-sh b/riscv-testdata/testdata/rv32ui-p-sh
diff --git a/riscv-testdata/testdata/rv32ui-p-simple b/riscv-testdata/testdata/rv32ui-p-simple
diff --git a/riscv-testdata/testdata/rv32ui-p-sll b/riscv-testdata/testdata/rv32ui-p-sll
diff --git a/riscv-testdata/testdata/rv32ui-p-slli b/riscv-testdata/testdata/rv32ui-p-slli
diff --git a/riscv-testdata/testdata/rv32ui-p-slt b/riscv-testdata/testdata/rv32ui-p-slt
diff --git a/riscv-testdata/testdata/rv32ui-p-slti b/riscv-testdata/testdata/rv32ui-p-slti
diff --git a/riscv-testdata/testdata/rv32ui-p-sltiu b/riscv-testdata/testdata/rv32ui-p-sltiu
diff --git a/riscv-testdata/testdata/rv32ui-p-sltu b/riscv-testdata/testdata/rv32ui-p-sltu
diff --git a/riscv-testdata/testdata/rv32ui-p-sra b/riscv-testdata/testdata/rv32ui-p-sra
diff --git a/riscv-testdata/testdata/rv32ui-p-srai b/riscv-testdata/testdata/rv32ui-p-srai
diff --git a/riscv-testdata/testdata/rv32ui-p-srl b/riscv-testdata/testdata/rv32ui-p-srl
diff --git a/riscv-testdata/testdata/rv32ui-p-srli b/riscv-testdata/testdata/rv32ui-p-srli
diff --git a/riscv-testdata/testdata/rv32ui-p-sub b/riscv-testdata/testdata/rv32ui-p-sub
diff --git a/riscv-testdata/testdata/rv32ui-p-sw b/riscv-testdata/testdata/rv32ui-p-sw
diff --git a/riscv-testdata/testdata/rv32ui-p-xor b/riscv-testdata/testdata/rv32ui-p-xor
diff --git a/riscv-testdata/testdata/rv32ui-p-xori b/riscv-testdata/testdata/rv32ui-p-xori
diff --git a/riscv-testdata/testdata/rv32ui-v-add b/riscv-testdata/testdata/rv32ui-v-add
diff --git a/riscv-testdata/testdata/rv32ui-v-addi b/riscv-testdata/testdata/rv32ui-v-addi
diff --git a/riscv-testdata/testdata/rv32ui-v-and b/riscv-testdata/testdata/rv32ui-v-and
diff --git a/riscv-testdata/testdata/rv32ui-v-andi b/riscv-testdata/testdata/rv32ui-v-andi
diff --git a/riscv-testdata/testdata/rv32ui-v-auipc b/riscv-testdata/testdata/rv32ui-v-auipc
diff --git a/riscv-testdata/testdata/rv32ui-v-beq b/riscv-testdata/testdata/rv32ui-v-beq
diff --git a/riscv-testdata/testdata/rv32ui-v-bge b/riscv-testdata/testdata/rv32ui-v-bge
diff --git a/riscv-testdata/testdata/rv32ui-v-bgeu b/riscv-testdata/testdata/rv32ui-v-bgeu
diff --git a/riscv-testdata/testdata/rv32ui-v-blt b/riscv-testdata/testdata/rv32ui-v-blt
diff --git a/riscv-testdata/testdata/rv32ui-v-bltu b/riscv-testdata/testdata/rv32ui-v-bltu
diff --git a/riscv-testdata/testdata/rv32ui-v-bne b/riscv-testdata/testdata/rv32ui-v-bne
diff --git a/riscv-testdata/testdata/rv32ui-v-fence_i b/riscv-testdata/testdata/rv32ui-v-fence_i
diff --git a/riscv-testdata/testdata/rv32ui-v-jal b/riscv-testdata/testdata/rv32ui-v-jal
diff --git a/riscv-testdata/testdata/rv32ui-v-jalr b/riscv-testdata/testdata/rv32ui-v-jalr
diff --git a/riscv-testdata/testdata/rv32ui-v-lb b/riscv-testdata/testdata/rv32ui-v-lb
diff --git a/riscv-testdata/testdata/rv32ui-v-lbu b/riscv-testdata/testdata/rv32ui-v-lbu
diff --git a/riscv-testdata/testdata/rv32ui-v-lh b/riscv-testdata/testdata/rv32ui-v-lh
diff --git a/riscv-testdata/testdata/rv32ui-v-lhu b/riscv-testdata/testdata/rv32ui-v-lhu
diff --git a/riscv-testdata/testdata/rv32ui-v-lui b/riscv-testdata/testdata/rv32ui-v-lui
diff --git a/riscv-testdata/testdata/rv32ui-v-lw b/riscv-testdata/testdata/rv32ui-v-lw
diff --git a/riscv-testdata/testdata/rv32ui-v-ma_data b/riscv-testdata/testdata/rv32ui-v-ma_data
diff --git a/riscv-testdata/testdata/rv32ui-v-or b/riscv-testdata/testdata/rv32ui-v-or
diff --git a/riscv-testdata/testdata/rv32ui-v-ori b/riscv-testdata/testdata/rv32ui-v-ori
diff --git a/riscv-testdata/testdata/rv32ui-v-sb b/riscv-testdata/testdata/rv32ui-v-sb
diff --git a/riscv-testdata/testdata/rv32ui-v-sh b/riscv-testdata/testdata/rv32ui-v-sh
diff --git a/riscv-testdata/testdata/rv32ui-v-simple b/riscv-testdata/testdata/rv32ui-v-simple
diff --git a/riscv-testdata/testdata/rv32ui-v-sll b/riscv-testdata/testdata/rv32ui-v-sll
diff --git a/riscv-testdata/testdata/rv32ui-v-slli b/riscv-testdata/testdata/rv32ui-v-slli
diff --git a/riscv-testdata/testdata/rv32ui-v-slt b/riscv-testdata/testdata/rv32ui-v-slt
diff --git a/riscv-testdata/testdata/rv32ui-v-slti b/riscv-testdata/testdata/rv32ui-v-slti
diff --git a/riscv-testdata/testdata/rv32ui-v-sltiu b/riscv-testdata/testdata/rv32ui-v-sltiu
diff --git a/riscv-testdata/testdata/rv32ui-v-sltu b/riscv-testdata/testdata/rv32ui-v-sltu
diff --git a/riscv-testdata/testdata/rv32ui-v-sra b/riscv-testdata/testdata/rv32ui-v-sra
diff --git a/riscv-testdata/testdata/rv32ui-v-srai b/riscv-testdata/testdata/rv32ui-v-srai
diff --git a/riscv-testdata/testdata/rv32ui-v-srl b/riscv-testdata/testdata/rv32ui-v-srl
diff --git a/riscv-testdata/testdata/rv32ui-v-srli b/riscv-testdata/testdata/rv32ui-v-srli
diff --git a/riscv-testdata/testdata/rv32ui-v-sub b/riscv-testdata/testdata/rv32ui-v-sub
diff --git a/riscv-testdata/testdata/rv32ui-v-sw b/riscv-testdata/testdata/rv32ui-v-sw
diff --git a/riscv-testdata/testdata/rv32ui-v-xor b/riscv-testdata/testdata/rv32ui-v-xor
diff --git a/riscv-testdata/testdata/rv32ui-v-xori b/riscv-testdata/testdata/rv32ui-v-xori
diff --git a/riscv-testdata/testdata/rv32um-p-div b/riscv-testdata/testdata/rv32um-p-div
diff --git a/riscv-testdata/testdata/rv32um-p-divu b/riscv-testdata/testdata/rv32um-p-divu
diff --git a/riscv-testdata/testdata/rv32um-p-mul b/riscv-testdata/testdata/rv32um-p-mul
diff --git a/riscv-testdata/testdata/rv32um-p-mulh b/riscv-testdata/testdata/rv32um-p-mulh
diff --git a/riscv-testdata/testdata/rv32um-p-mulhsu b/riscv-testdata/testdata/rv32um-p-mulhsu
diff --git a/riscv-testdata/testdata/rv32um-p-mulhu b/riscv-testdata/testdata/rv32um-p-mulhu
diff --git a/riscv-testdata/testdata/rv32um-p-rem b/riscv-testdata/testdata/rv32um-p-rem
diff --git a/riscv-testdata/testdata/rv32um-p-remu b/riscv-testdata/testdata/rv32um-p-remu
diff --git a/riscv-testdata/testdata/rv32um-v-div b/riscv-testdata/testdata/rv32um-v-div
diff --git a/riscv-testdata/testdata/rv32um-v-divu b/riscv-testdata/testdata/rv32um-v-divu
diff --git a/riscv-testdata/testdata/rv32um-v-mul b/riscv-testdata/testdata/rv32um-v-mul
diff --git a/riscv-testdata/testdata/rv32um-v-mulh b/riscv-testdata/testdata/rv32um-v-mulh
diff --git a/riscv-testdata/testdata/rv32um-v-mulhsu b/riscv-testdata/testdata/rv32um-v-mulhsu
diff --git a/riscv-testdata/testdata/rv32um-v-mulhu b/riscv-testdata/testdata/rv32um-v-mulhu
diff --git a/riscv-testdata/testdata/rv32um-v-rem b/riscv-testdata/testdata/rv32um-v-rem
diff --git a/riscv-testdata/testdata/rv32um-v-remu b/riscv-testdata/testdata/rv32um-v-remu